Draft:Advanced Performance Extensions
Submission declined on 7 November 2023 by WikiOriginal-9 (talk).
Where to get help
How to improve a draft
You can also browse Wikipedia:Featured articles and Wikipedia:Good articles to find examples of Wikipedia's best writing on topics similar to your proposed article. Improving your odds of a speedy review To improve your odds of a faster review, tag your draft with relevant WikiProject tags using the button below. This will let reviewers know a new draft has been submitted in their area of interest. For instance, if you wrote about a female astronomer, you would want to add the Biography, Astronomy, and Women scientists tags. Editor resources
|
- Comment: Not quite enough independent, significant coverage to prove why this is notable enough for a Wikipedia article. WikiOriginal-9 (talk) 04:16, 7 November 2023 (UTC)
Advanced Performance Extensions (APX), also known as Intel Advanced Performance Extensions (Intel APX), are extensions to the x86 instruction set architecture (ISA) for microprocessors from Intel.[1][2][3] Called "generational"[4] and "the biggest x86 addition since 64 bits",[5] the improvements double the number of general-purpose registers from 16 to 32 and add new features to improve general-purpose performance.[6]
Intel contributed APX support to GNU Compiler Collection (GCC) 14.[7] Support is also in GNU Binutils 2.42.
Extensions[edit]
According to the architecture specification,[8] the main features of APX follow:
- 16 additional general-purpose registers, called the Extended GPRs (EGPRs)
- Three-operand instruction formats for many integer instructions
- New conditional instructions for loads, stores, and comparisons with common instructions that don't modify flags
- Optimized register save/restore operations
- A 64-bit absolute direct jump instruction
Extended GPRs for general purpose instructions are encoded using 2-byte REX2 prefix, while new instructions and extended operands for existing AVX/AVX2/AVX-512 instructions are encoded with extended EVEX prefix which has four variants used for different groups of instructions.
References[edit]
- ^ Robinson, Dan. "Intel adds fresh x86 and vector instructions for future chips". The Register. Retrieved 22 October 2023.
- ^ Bonshor, Gavin. "Intel Unveils AVX10 and APX Instruction Sets: Unifying AVX-512 For Hybrid Architectures". AnandTech. Retrieved 22 October 2023.
- ^ Alcorn, Paul (24 July 2023). "Intel's New AVX10 Brings AVX-512 Capabilities to E-Cores". Tom's Hardware. Retrieved 22 October 2023.
- ^ Shah, Agam (9 August 2023). "Intel's Generational On-Chip Change APX Will Make All the Apps Faster". The New Stack. Retrieved 22 October 2023.
- ^ Byrne, Joseph. "APX is Biggest x86 Addition Since 64 Bits". Tech Insights.
- ^ Winkel, Sebastian; Agron, Jason. "Advanced Performance Extensions (APX)". Intel. Retrieved 2023-10-22.
- ^ Larabel, Michael. "Intel APX Code Begins Landing Within The GCC Compiler". Phoronix. Retrieved 22 October 2023.
- ^ "Intel® Advanced Performance Extensions (Intel® APX) Architecture Specification". Intel. 2023-07-21. Retrieved 2023-10-22.
- in-depth (not just passing mentions about the subject)
- reliable
- secondary
- independent of the subject
Make sure you add references that meet these criteria before resubmitting. Learn about mistakes to avoid when addressing this issue. If no additional references exist, the subject is not suitable for Wikipedia.